

11002 U.S. PTO
10/043027
01/09/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLAS	GAH	EXAMINER
10043027	01/09/2002	438	366	2012	VESPERLIAW
APPLICANTS: Chung Jeong-hee; Park In-sung; Yeo Jae-hyun; 2813					
**CONTINUING DATA VERIFIED: <i>WJ</i>					
** FOREIGN APPLICATIONS VERIFIED: <i>WJ</i> REPUBLIC OF KOREA 2001-2980 01/18/2001					
PG-PUB [DO NOT PUBLISH] <input type="checkbox"/>		RESCIND <input type="checkbox"/>		ATTORNEY DOCKET NO	
Foreign priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no		35 USC 119 conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no		5649-917	
V. I. Mad and Acknowledged Examiner's initials <i>WJ</i>					
TITLE : Methods of forming an integrated circuit capacitor in which a metal preprocessed layer is formed on an electrode thereof					
U.S. DEPT. OF COMMERCE, PATENT & TRADEMARK OFFICE					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G
ISSUE FEE		DRAWING		
Amount Due	Date Paid	Sheets Drwg.	Figs.Drwg.	Print Fig.
TERMINAL		Primary Examiner		
DISCLAIMER		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH: DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)